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An Improved Majority-Logic Decoder
Offering Massively Parallel Decoding for
Real-Time Control in Embedded Systems
Juliane Bertram, Peter Hauck, and Michael Huber, Member, IEEE
Abstract—We propose an easy-to-implement hard-decision
majority-logic decoding algorithm for Reed–Muller codes
RM (r,m) with m ≥ 3, m/2 ≥ r ≥ 1. The presented
algorithm outperforms the best known majority-logic decoding
algorithms and offers highly parallel decoding. The result is of
special importance for safety- and time-critical applications in
embedded systems. A simple combinational circuit can perform
the proposed decoding. In particular, we show how our decoder
for the three-error-correcting code RM(2, 5) of dimension 16 and
length 32 can be realized on hardware level.
Index Terms—Majority-logic decoding, Reed–Muller codes,
combinational circuits, parallel decoding, real-time and embed-
ded systems.
I. INTRODUCTION
EMBEDDED systems are becoming ubiquitous and anintegral part of our everyday life. Addressing functional
safety is a major challenge with increasing complexity. Typical
examples of safety-critical embedded systems include vehicle
safety or driver assistance systems with accident prevention.
However, functional safety is becoming more prevalent not
just in the automotive sector, but also in industrial mar-
kets such as aviation, solar energy, and the medical sector
(e.g., [14]). Memory devices increasingly provide built-in error
correction in order to restore corrupted data [15] and also
to maximize the number of writes in flash memory [16].
With information and communication technology components
becoming ever smaller and more complex, the probability for
hardware immanent error arises.
Decoders taking advantage of the cyclic structure of short-
ened Reed–Muller codes accommodate the increasing de-
mand for less space consumption – at the cost of the
decoding duration [12]. On the other hand, several recur-
sive algorithms were developed allowing decoding with only
O (min (r,m− r) · 2m) operations [10], [13]. Though the
number of operations could be reduced, all these operations
need to be executed one after another. Therefore, these algo-
rithms require much parallel time. Parallel time is defined as
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the time the algorithm takes if all its modules are parallelized
to the maximum possible amount. Thus, cyclic as well as
recursive decoders are not designed for correcting errors in
parallel. However, for all safety-critical applications, where
real-time control is ranked first, decoding multiple positions in
parallel saves precious time. Decoders based on majority-logic
can accomplish this task. Furthermore, in embedded systems,
very simple hard-decision algorithms are mostly preferable to
soft-decision algorithms [10], [13]. Therefore, hard-decision
decoders for Reed–Muller codes using decision by majority
are an attractive option for forward error correction in real-
time on hardware level.
A majority-logic decoding algorithm was first proposed
by Reed [1]. Reed’s algorithm consists of r + 1 decoding
steps in which majority voting is performed. Chen [3], [4]
significantly improved Reed’s decoding algorithm by reducing
the number of decoding steps. In particular, if Reed–Muller
codes RM (r,m) with m ≥ 3, m/2 ≥ r ≥ 1 are employed,
Chen’s algorithm consists of only two decoding steps. In this
case, up to O
(
23m−2r
)
functions are called concurrently and
Chen’s algorithm can be executed in constant parallel time
provided majority voting also takes constant parallel time.
The authors in [17] investigated how far the number of
majority votes in Chen’s algorithm can be reduced while
focusing on information bits. They established upper and
lower bounds for the complexity. But an explicit instruction
how to construct a decoder is only provided for a few codes.
Furthermore, their decoding process depends on the encoding
procedure.
In the present paper, we propose a new hard-decision
decoding algorithm for all Reed–Muller codes RM (r,m) with
m ≥ 3, m/2 ≥ r ≥ 1. Our decoder is easy to design for
software and hardware applications. The algorithm decodes
all bits, i.e., information and redundancy, without considering
the encoding process. Compared to state-of-the-art majority-
logic decoders, our algorithm is less complex. In contrast to
recursive decoders [10], [13], our decoder enables massively
parallel decoding in constant parallel time.
The paper is organized as follows. Section II introduces
the notation and preliminaries on Reed–Muller codes. In
Section III, we revisit Chen’s decoding algorithm and an-
alyze its complexity. In Section IV, we present in detail
our new decoding algorithm including proof of correctness,
pseudocode, estimation of complexity and an example for
RM (2, 5). Our algorithm is compared to Chen’s algorithm
0090-6778/13$31.00 c© 2013 IEEE
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in terms of complexity in Section V. The paper concludes
in Section VI with further advantages of our algorithm in
comparison to other classes of decoders.
II. NOTATION AND PRELIMINARIES
The binary Reed–Muller code RM (r,m) is a [n, k, δ] code
with
n := 2m, k :=
r∑
i=0
(
m
i
)
, δ := 2m−r
which guarantees correcting up to δ/2− 1 errors. We number
the vectors in Zm2 in arbitrary order starting from zero. Every
position i ∈ {0, 1, . . . , n− 1} in a binary word of length n is
identified by vi ∈ Zm2 . Then, we characterize a set of vectors
S ⊆ Zm2 by its incidence vector χS ∈ Zn2 . The i-th position
in χS is set to one if and only if vi ∈ S.
A d-flat is a d-dimensional affine subspace in Zm2 . Given r,
m and the specific ordering, the Reed–Muller code RM (r,m)
is generated by all incidence vectors that characterize d-flats
with d = m− r [5]. Therefore, we denote by RM (r,m) not
one code but a family of equivalent codes depending on the
chosen ordering in Zm2 .
For the rest of the paper, let m/2 ≥ r ≥ 1, m ≥
3. Furthermore, we generally assume a codeword c :=
(c0, c1, . . . , cn−1) ∈ RM (r,m) was sent through a noisy
channel and
z := (z0, z2 . . . , zn−1)
= (c0, c1, . . . , cn−1) + (e0, e1, . . . , en−1) = c+ e ∈ Zn2
was received where at most δ/2− 1 errors occurred.
For any vectors v, w ∈ Zn2 , let v ·w ∈ Z2 denote the scalar
product (over Z2) of the two vectors v and w. Let S ⊆ Zm2
be arbitrary. The scalar product z ·χS is called the check-sum
of S. Since
z · χS =
∑
i∈{j|vj∈S}
zi ∈ Z2,
it is not necessary to consider all n entries of z. To reduce the
complexity of computing the check-sum of S, we only take
into account the |S| entries zi, i ∈ {j | vj ∈ S}.
In the following, we will say that S possesses t errors if
and only if
t = |{0 ≤ i ≤ n− 1 | ei 6= 0, vi ∈ S}| .
In particular, we call S odd or even if S possesses an odd or
even number of errors, respectively. Note that S is odd if and
only if e · χS = 1.
The majority function µ : {0, 1}s → {0, 1} is defined as
follows:
µ (x1, x2, . . . , xs) :=
{
1 if |{0 ≤ i ≤ s : xi=1}| > ⌊s/2⌋
0 otherwise
where ⌊x⌋ represents the largest integer not greater than x.
III. CHEN’S TWO-STEP MAJORITY-LOGIC DECODING OF
REED–MULLER CODES — REVISITED
Chen’s decoding algorithm [3], [4] corrects in two majority-
logic steps all n positions. It operates on flats of dimension
r + 1 or less and performs majority voting.
A. The Idea
Chen’s algorithm takes advantage of the following proposi-
tion.
Proposition 1: Let S ⊂ Zm2 be arbitrary. Suppose there
exist S1, . . . , SN ⊆ Zm2 with N ≥ δ − 2 which intersect
pairwise in S, i.e., Si ∩Sj = S for all i, j = 1, . . . , N , i 6= j.
Then S is odd if and only if more than N/2 sets Si are odd.
Proof: Suppose S possesses t errors. Beyond these t er-
rors, up to δ/2−1−t further errors occurred while transmitting
the codeword. Therefore, at least N − (δ/2− 1− t) sets Si
must possess the same number of errors as S, namely t errors.
Note that N − (δ/2− 1− t) ≥ N/2 + t. Hence, if t is odd,
more than N/2 sets Si are odd. On the other hand, if t is
even, at least N/2 sets Si are even and therefore at most N/2
sets Si are odd.
According to Proposition 1, it can be deduced whether a
set S in Zm2 is odd or even, once we have this information
about δ − 2 arbitrary supersets of S, intersecting pairwise
in S. For some sets, namely d-flats with d ≥ r + 1, this
information can be easily gained. Let us consider a d-flat V
with d ≥ r+1. Then, its incidence vector, χV , is a codeword
of RM (m− r − 1,m), the dual code of RM (r,m) [5]. Thus,
z · χV = c · χV︸ ︷︷ ︸
=0
+e · χV = e · χV . (1)
Hence, V is odd if and only if the check-sum of V equals
one.
Reed [1] proposed an algorithm comprising r + 1 steps
in which Proposition 1 is applied. Taking into account the
check-sums of certain (r + 1)-flats, the algorithm computes
in the first step whether certain r-flats are even or odd using
majority-logic. In each step ρ = 1, 2, . . . , r+1, it is iteratively
decided whether the (r + 1− ρ)-flats are odd or even. In the
final step, the algorithm yields the number of errors in 0-flats
where every 0-flat corresponds to a single position.
Analyzing Reed’s algorithm, Chen noticed that several steps
can be omitted. In the case of m ≥ 3, m/2 ≥ r ≥ 1, Chen
showed that for every position i = 0, 1, . . . , n− 1, there exist
δ − 2 r-flats intersecting pairwise in {vi}. In addition, each
r-flat is the pairwise intersection of δ − 2 (r + 1)-flats [3],
[4]. This observation is the basis for a two-step majority-logic
algorithm to decode all n positions. The first step is identical
to the one in Reed’s algorithm where the second step deduces
the number of errors in 0-flats directly from the results for
r-flats.
B. The Algorithm
Chen’s algorithm operates on a set of flats of dimension 0,
r and r + 1, say F , which meets the following conditions.
a) {vi} ∈ F for all i = 0, 1, . . . , n− 1.
b) For every 0-flat {v} ∈ F , there exist r-flats
V0, V1, . . . , Vδ−3 ∈ F with Vi ∩ Vj = {v} for i 6= j.
c) For every r-flat V ∈ F there exist (r + 1)-flats
W0,W1, . . . ,Wδ−3 ∈ F with Wi ∩Wj = V for i 6= j.
We call a set of flats admissible if it satisfies these three
conditions. Furthermore, we say Wi is used for decoding of
V and Vi is used for decoding of {v}, i = 0, 1, . . . , δ − 3.
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TABLE I
NUMBER OF PARALLEL FUNCTION CALLS AT EACH FUNCTION LEVEL OF
CHEN’S DECODING ALGORITHM
Function Function Inputs Number of (Parallel)
Level Function Calls
1 Check-Sum (2n/δ) n · (δ − 2)2
2 Majority Vote (δ − 2) n (δ − 2)
3 Majority Vote (δ − 2) n
4 XOR 2 n
By proving the existence of an admissible set in [3], [4],
Chen indicates a strategy how to decode all positions in two
steps using majority-logic.
Proposition 2 (Chen’s Two-Step Decoding Algorithm):
Let i ∈ {0, 1, . . . , n− 1} be arbitrary and let F be an
admissible set.
a) An error occurred at position i, i.e., ei 6= 0, if and only
if more than half of the r-flats used for decoding of {vi}
are odd.
b) An r-flat V ∈ F is odd if and only if more than half of
the (r + 1)-flats used for decoding of V are odd.
We recall that an (r + 1)-flat W is odd if and only if z ·χW =
1.
The flats used for decoding are labeled as follows. For all
i = 0, 1, . . . , n − 1, let {Vi,0, . . . , Vi,δ−3} be a set of r-flats
used for decoding of {vi} and for all j = 0, 1, . . . , δ − 3,
let {Wi,j,0, . . . ,Wi,j,δ−3} be a set of (r + 1)-flats used for
decoding of Vi,j . The corresponding algorithm consists of four
function levels.
Input: the received word z ∈ Zn2
Require: at most δ/2− 1 errors occurred
Output: the actual transmitted codeword from RM (r,m)
1: ∀ i = 0, 1, . . . , n− 1, ∀ j, l = 0, 1, . . . , δ − 3
ςi,j,l := z · χWi,j,l ,
2: ∀ i = 0, 1, . . . , n− 1, ∀ j = 0, 1, . . . , δ − 3
µi,j := µ (ςi,j,0, ςi,j,1, . . . , ςi,j,δ−3) ,
3: ∀ i = 0, 1, . . . , n− 1
ηi := µ (µi,0, µi,1, . . . , µi,δ−3) ,
4: return z + η := (z0 + η0, . . . , zn−1 + ηn−1) .
The symbol “+” represents an addition in Z2. If not more than
δ/2− 1 errors occurred, η equals the error pattern e such that
the actual transmitted codeword c is returned. The term two-
step decoding refers to the two steps in line 2 and 3 testing
for majority.
C. The Complexity
At each of the four function levels, a specific function is
called multiple times. All function calls at the same function
level can be carried out simultaneously. In Table I, we specify
for each function level how often the corresponding function
is called (simultaneously) and how many inputs the function
gets. In total, O
(
nδ2
)
functions are called in Chen’s algo-
rithm.
IV. IMPROVED DECODING ALGORITHM
Our new decoding algorithm consists of two majority-logic
steps. In contrast to Chen, we test less times for majority
and compute less check-sums. More precisely, we substitute
Step b) in Chen’s decoding procedure (Proposition 2) by a
more efficient method, while we maintain Step a). There are
two main reasons why our new algorithm is less complex
than Chen’s decoding procedure. First, instead of considering
arbitrary flats for decoding, we use every r-flat for all its 2r
positions. Second, we never consider (r + 1)-flats. Instead, we
developed a new approach where we focus solely on r-flats.
A. The Theoretical Approach
We start constructing a set of r-flats, F , having the charac-
teristics specified in the following proposition.
Proposition 3 (Proposition 2.3 in [17]): There exist δ ·
(δ − 2) r-flats in Zm2 such that the intersection of any two
of them has at most size 1 and every v ∈ Zm2 is contained in
exactly δ − 2 of these r-flats.
In the proof of this proposition, the authors of [17] verify the
existence by demonstrating how to construct such a set of r-
flats. At the very beginning, δ − 2 r-dimensional subspaces
in Zm2 , say U0, . . . , Uδ−3 ⊂ Zm2 , pairwise intersecting in {0}
need to be computed. In fact, for m = ar+b, a, b ∈ N, b < r,
at least N := 2b ·
(
2ar−1
2r−1 − 1
)
+ 1 such subspaces exist [11,
ch. 1.1, Corollary 2.4] and can be constructed as shown in [11,
ch. 1.1, Lemma 2.2, Corollary 2.3, Corollary 2.4]. Note that
N > 2(a−1)r+b = δ. Then, for all l = 0, 1, . . . , δ−3, let Wl :=
{wl,0, . . . , wl,δ−1} be a complementary subspace of Ul such
that Ul ⊕Wl = Zm2 . We can state two facts. First, for every
vector v ∈ Zm2 and for every subspace Ul, l = 0, 1, . . . , δ− 3,
there exists an i ∈ {0, 1, . . . , δ − 1} such that v ∈ wl,i + Ul.
Second, every two r-flats have at most one vector in common
because the intersection of the underlying subspaces is trivial.
Thus, the set of r-flats
F := {wl,i + Ul | l = 0, 1, . . . , δ − 3, i = 0, 1, . . . , δ − 1} ,
comprising δ · (δ − 2) r-flats, meets the conditions stated in
Proposition 3. The algorithm we will propose operates on this
set of r-flats. Before we present our algorithm, we will explain
its mathematical background in Theorem 5 using the following
notations.
Definition 4: We define (r + 1)-flats Wl,i,j ⊆ Zm2 and
integers ςl,i, µl ∈ Z2
Wl,i,j := wl,i + 〈wl,i + wl,j〉 ⊕ Ul,
ςl,i := z · χwl,i+Ul ,
µl := µ (ςl,0, ςl,1, . . . , ςl,δ−1) ,
for all l, i, j, with l = 0, 1, . . . , δ − 3, i, j = 0, 1, . . . , δ − 1,
i 6= j.
Theorem 5:
a) An error occurred at position j ∈ {0, 1, . . . , n− 1}, i.e.,
ej 6= 0, if and only if at least δ/2 flats from F containing
vj are odd.
b) A flat wl,i + Ul ∈ F is odd if and only if µl 6= ςl,i.
Before we prove Theorem 5, we state some general prop-
erties of flats.
Lemma 6: Let l ∈ {0, 1, . . . , δ − 3} be arbitrary. Then
a) (wl,i + Ul) ∩ (wl,j + Ul) = ∅,
b) (wl,i + Ul) ∪˙ (wl,j + Ul) =Wl,i,j ,
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c) Wl,i,j ∩ Wl,i,j′ = wl,i + Ul,
for all pairwise distinct indices i, j, j′ ∈ {0, . . . , δ − 1} .
Proof:
a) Obvious.
b) Clearly, (wl,i + Ul) , (wl,j + Ul) ⊂Wl,i,j and with a)
|(wl,i + Ul) ∪˙ (wl,j + Ul)| = 2 · 2r = |Wl,i,j | .
c) Follows from a) and b).
Proof of Theorem 5: Assertion a) directly follows from
Proposition 1. Proceeding to part b), let i ∈ {0, 1, . . . , δ − 1}
and l ∈ {0, 1, . . . , δ − 3} be arbitrary. We will prove that the
following statements are equivalent.
i) The flat wl,i + Ul ∈ F is odd.
ii)
∣∣{0 ≤ j ≤ δ − 1, j 6= i | e · χWl,i,j = 1}∣∣ ≥ δ/2.
iii) µl 6= ςl,i.
i) ⇔ ii) The δ − 1 distinct (r + 1)-flats Wl,i,j , j =
0, 1, . . . , δ − 1, j 6= i, intersect pairwise in wl,i + Ul by
Lemma 6. Thus, by Proposition 1, the flat wl,i +Ul is odd if
and only if at least δ/2 of these (r + 1)-flats Wl,i,j are odd
resulting in the formula stated in ii).
ii)⇔ iii) Similarly to equation (1), we have
e · χWl,i,j = z · χWl,i,j = z · χWl,i,j
= z · χwl,i+Ul + z · χwl,j+Ul
= ςl,i + ςl,j (2)
for every j = 0, 1, . . . , δ−1, j 6= i, where the second equality
follows from Lemma 6.
We show now that |{0 ≤ s ≤ δ − 1 | ςl,s = 1}| 6= δ/2. Sup-
pose |{0 ≤ s ≤ δ − 1 | ςl,s = 1}| = δ/2. It follows from (2)
that for every s = 0, 1, . . . , δ − 1 with ςl,s = 1∣∣{0 ≤ j ≤ δ − 1, j 6= s | e · χWl,s,j = 1}∣∣ = δ/2.
Applying the already proved equivalence i) ⇔ ii), we con-
clude wl,s + Ul is odd for every s = 0, 1, . . . , δ − 1 with
ςl,s = 1. Thus, δ/2 r-flats are odd. Since these r-flats are
pairwise disjoint by Lemma 6 a), we have at least δ/2 errors,
a contradiction. Hence, |{0 ≤ s ≤ δ − 1 | ςl,s = 1}| 6= δ/2.
Let us assume µl 6= ςl,i. Then, by the definition of µl and
what we have shown before, there exist at least δ/2+1 scalars,
say ςl,j0 , . . . , ςl,jδ/2 , being unequal to ςl,i. According to equa-
tion (2), we have e · χWl,i,js = 1 for all s = 0, 1, . . . , δ/2.
On the other hand, assuming µl = ςl,i, there are at most
δ/2 − 1 scalars ςl,j differing from ςl,i. By equation (2), less
than δ/2 of the e · χWl,i,j , j = 0, 1, . . . , δ − 1, j 6= i, are 1.
B. The Algorithm
Our new algorithm is strongly based on Theorem 5. Tracing
back in which r-flats every position is contained enables us
to design the decoding procedure.
Therefore, we define mappings φl, l = 0, 1, . . . , δ − 3,
from {0, 1, . . . , n − 1} to {0, 1, . . . , δ − 1} ensuring that
vi ∈ wl,φl(i) +Ul and therefore vi+Ul = wl,φl(i) +Ul for all
i = 0, 1, . . . , n− 1, l = 0, 1, . . . , δ − 3. Once the decoder has
been constructed, this mapping between positions and r-flats
is no longer needed.
TABLE II
NUMBER OF PARALLEL FUNCTION CALLS AT EACH FUNCTION LEVEL OF
THE PROPOSED DECODING ALGORITHM
Function Function Inputs Number of (Parallel)
Level Function Calls
1 Check-Sum (n/δ) δ · (δ − 2)
2 Majority Vote δ δ − 2
3 XOR 2 δ · (δ − 2)
4 Majority Vote (δ − 2) n
5 XOR 2 n
Input: the received word z ∈ Zn2
Require: at most δ/2− 1 errors occurred
Output: the actual transmitted codeword c ∈ RM (r,m)
1: ∀ j = 0, 1, . . . , δ − 1, ∀l = 0, 1, . . . δ − 3,
ςl,j := z · χwl,j+Ul ,
2: ∀ l = 0, 1, . . . , δ − 3
µl := µ (ςl,0, ςl,1, . . . , ςl,δ−1) ,
3: ∀ i = 0, 1, . . . , δ − 1, ∀l = 0, 1, . . . , δ − 3
ςl,i := ςl,i + µl,
4: ∀ j = 0, 1, . . . , n− 1
ηj := µ
(
ς0,φ0(j), ς1,φ1(j), . . . , ςδ−3,φδ−3(j)
)
,
5: return z + η := (z0 + η0, . . . , zn−1 + ηn−1) .
First, the scalar ςl,i is computed for every r-flat wl,i +
Ul ∈ F . Second, after evaluating the majority function at
(ςl,0, ςl,1, . . . , ςl,δ−1) for each l = 0, 1, . . . , δ− 3, the value µl
is added to the scalars ςl,0, . . . , ςl,δ−1 where the symbol “+”
represents an addition in Z2. This guarantees with reference
to Theorem 5 that each ςl,i equals one if and only if wl,i+Ul
is odd. Finally, the value one is assigned to ηj if and only
if the majority of the scalars ς0,φ0(j), ς1,φ1(j), . . . , ςδ−3,φδ−3(j)
assumes one. Provided not more than δ/2−1 errors occurred,
η equals the error pattern e and c = z + η.
C. The Complexity
Our algorithm consists of five function levels. Analogous to
Chen’s algorithm, a specific function is called multiple times at
each function level and all function calls at the same function
level can be carried out simultaneously (see Table II). Because
m ≥ 2r and therefore, δ2 ≥ n, overall, O (δ2) functions are
called in our algorithm.
D. An Example for RM (2, 5) with Electronic Schematic
For every i, i = 0, 1, . . . , 31, let the vector vi :=
(vi,4, vi,3, vi,2, vi,1, vi,0) ∈ Z52 be the binary representation of
i such that
i = 16 · vi,4 + 8 · vi,3 + 4 · vi,2 + 2 · vi,1 + vi,0.
For reasons of clarity, we primarily write i instead of vi.
The Reed–Muller code RM (2, 5) is an [n = 32, k =
16, δ = 8]-code correcting three errors. A generator matrix
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G is given by

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1
0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1
0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1
0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1
0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1
0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1


First, the decoder itself needs to be created. As presented
in Section IV-A, we construct six two-dimensional subspaces
U0, U2, . . . , U5 ⊂ Zm2 and corresponding complementary
subspaces W0,W2, . . . ,W5 ⊂ Zm2 ,
U0 := {0, 1, 30, 31}, W0 := {0, 2, 8, 10, 16, 18, 24, 26}
U1 := {0, 2, 24, 26}, W1 := {0, 3, 4, 7, 16, 19, 20, 23}
U2 := {0, 3, 20, 23}, W2 := {0, 4, 8, 12, 18, 22, 26, 30}
U3 := {0, 4, 18, 22}, W3 := {0, 2, 5, 7, 25, 27, 28, 30}
U4 := {0, 5, 25, 28}, W4 := {0, 6, 8, 14, 19, 21, 27, 29}
U5 := {0, 6, 27, 29}, W5 := {0, 1, 8, 9, 22, 30, 23, 31}
Based on each subspace Uj , j = 0, 1, . . . , 5, there exist eight
2-flats w + Uj , w ∈Wj .
v0 + U0 := {0, 1, 30, 31}, v0 + U1 := {0, 2, 24, 26},
v2 + U0 := {2, 3, 28, 29}, v3 + U1 := {1, 3, 25, 27},
v8 + U0 := {8, 9, 22, 23}, v4 + U1 := {4, 6, 28, 30},
v10 + U0 := {10, 11, 20, 21}, v7 + U1 := {5, 7, 29, 31},
v16 + U0 := {14, 15, 16, 17}, v16 + U1 := {8, 10, 16, 18},
v18 + U0 := {12, 13, 18, 19}, v19 + U1 := {9, 11, 17, 19},
v24 + U0 := {6, 7, 24, 25}, v20 + U1 := {12, 14, 20, 22},
v26 + U0 := {4, 5, 26, 27}, v23 + U1 := {13, 15, 21, 23}.
v0 + U2 := {0, 3, 20, 23}, v0 + U3 := {0, 4, 18, 22},
v4 + U2 := {4, 7, 16, 19}, v2 + U3 := {2, 6, 16, 20},
v8 + U2 := {8, 11, 28, 31}, v5 + U3 := {1, 5, 19, 23},
v12 + U2 := {12, 15, 24, 27}, v7 + U3 := {3, 7, 17, 21},
v18 + U2 := {5, 6, 17, 18}, v25 + U3 := {11, 15, 25, 29},
v22 + U2 := {1, 2, 21, 22}, v27 + U3 := {9, 13, 27, 31},
v26 + U2 := {13, 14, 25, 26}, v28 + U3 := {10, 14, 24, 28},
v30 + U2 := {9, 10, 29, 30}, v30 + U3 := {8, 12, 26, 30}.
TABLE III
MAPPINGSφ0, φ1, . . . , φ5
l (φl(0), φl(1) . . . , φl(31))
l = 0
(0, 0, 1, 1, 7, 7, 6, 6, 2, 2, 3, 3, 5, 5, 4, 4,
4, 4, 5, 5, 3, 3, 2, 2, 6, 6, 7, 7, 1, 1, 0, 0) .
l = 1
(0, 1, 0, 1, 2, 3, 2, 3, 4, 5, 4, 5, 6, 7, 6, 7,
4, 5, 4, 5, 6, 7, 6, 7, 0, 1, 0, 1, 2, 3, 2, 3) .
l = 2
(0, 5, 5, 0, 1, 4, 4, 1, 2, 7, 7, 2, 3, 6, 6, 3,
1, 4, 4, 1, 0, 5, 5, 0, 3, 6, 6, 3, 2, 7, 7, 2) .
l = 3
(0, 2, 1, 3, 0, 2, 1, 3, 7, 5, 6, 4, 7, 5, 6, 4,
1, 3, 0, 2, 1, 3, 0, 2, 6, 4, 7, 5, 6, 4, 7, 5) .
l = 4
(0, 7, 6, 1, 7, 0, 1, 6, 2, 5, 4, 3, 5, 2, 3, 4,
5, 2, 3, 4, 2, 5, 4, 3, 7, 0, 1, 6, 0, 7, 6, 1) .
l = 5
(0, 1, 7, 5, 7, 5, 0, 1, 2, 3, 6, 4, 6, 4, 2, 3,
4, 6, 3, 2, 3, 2, 4, 6, 5, 7, 1, 0, 1, 0, 5, 7) .
v0 + U4 := {0, 5, 25, 28}, v0 + U5 := {0, 6, 27, 29},
v6 + U4 := {3, 6, 26, 31}, v1 + U5 := {1, 7, 26, 28},
v8 + U4 := {8, 13, 17, 20}, v8 + U5 := {8, 14, 19, 21},
v14 + U4 := {11, 14, 18, 23}, v9 + U5 := {9, 15, 18, 20},
v19 + U4 := {10, 15, 19, 22}, v22 + U5 := {11, 13, 16, 22},
v21 + U4 := {9, 16, 12, 21}, v30 + U5 := {3, 5, 24, 30},
v27 + U4 := {2, 7, 27, 30}, v23 + U5 := {10, 12, 17, 23},
v29 + U4 := {1, 4, 24, 29}, v31 + U5 := {2, 4, 25, 31}.
The mappings φl, l = 0, 1, . . . , 5, are specified in Table III
ensuring vi + Ul = wl,φl(i) + Ul for all i = 0, 1, . . . , 31.
After constructing the underlying geometrical structure of
our decoder, we consider the following example.
Let m = (1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0) be the
message word. Then,
c = m ·G
=
(
1 1 1 1 1 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1 0
)
is the corresponding codeword from RM(2, 5). Suppose c was
sent through a noisy channel and
z =
(
0 0 1 1 1 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1 1
)
was received with errors at positions 0,1 and 31.
The decoding can be performed as stated in Section IV-B.
Input: z
1: (ς0,0, ς0,1, . . . , ς0,7) = (0, 1, 1, 1, 1, 1, 1, 1) ,
(ς1,0, ς1,1, . . . , ς1,7) = (0, 0, 1, 0, 1, 1, 1, 1) ,
(ς2,0, ς2,1, . . . , ς2,7) = (0, 1, 0, 1, 1, 0, 1, 1) ,
(ς3,0, ς3,1, . . . , ς3,7) = (0, 1, 0, 1, 1, 0, 1, 1) ,
(ς4,0, ς4,1, . . . , ς4,7) = (0, 0, 1, 1, 1, 1, 1, 0) ,
(ς5,0, ς5,1, . . . , ς5,7) = (1, 1, 0, 0, 0, 0, 0, 1) ,
2: µ0 := µ (ς0,0, ς0,1, . . . , ς0,7) = µ (0, 1, 1, 1, 1, 1, 1, 1) = 1,
µ1 := µ (ς1,0, ς1,1, . . . , ς1,7) = µ (0, 0, 1, 0, 1, 1, 1, 1) = 1,
µ2 := µ (ς2,0, ς2,1, . . . , ς2,7) = µ (0, 1, 0, 1, 1, 0, 1, 1) = 1,
µ3 := µ (ς3,0, ς3,1, . . . , ς3,7) = µ (0, 1, 0, 1, 1, 0, 1, 1) = 1,
µ4 := µ (ς4,0, ς4,1, . . . , ς4,7) = µ (0, 0, 1, 1, 1, 1, 1, 0) = 1,
µ5 := µ (ς5,0, ς5,1, . . . , ς5,7) = µ (1, 1, 0, 0, 0, 0, 0, 1) = 0,
3: (ς0,0, ς0,1, . . ., ς0,7)
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Fig. 1. The proposed decoder for RM (2, 5) with input z and output c
provided not more than three errors occurred.
TABLE IV
MAPPINGSψ0, ψ1, . . . , ψ5
0
l (ψl(0), ψl(1) . . . , ψl(31))
l = 0
(0, 1, 30, 31, 2, 3, 28, 29, 8, 9, 22, 23, 10, 11, 20, 21,
14, 15, 16, 17, 12, 13, 18, 19, 6, 7, 24, 25, 4, 5, 26, 27) .
l = 1
(0, 2, 24, 26, 1, 3, 25, 27, 4, 6, 28, 30, 5, 7, 29, 31,
8, 10, 16, 18, 9, 11, 17, 19, 12, 14, 20, 22, 13, 15, 21, 23) .
l = 2
(0, 3, 20, 23, 4, 7, 16, 19, 8, 11, 28, 31, 12, 15, 24, 27,
5, 6, 17, 18, 1, 2, 21, 22, 13, 14, 25, 26, 9, 10, 29, 30) .
l = 3
(0, 4, 18, 22, 2, 6, 16, 20, 1, 5, 19, 23, 3, 7, 17, 21,
11, 15, 25, 29, 9, 13, 27, 31, 10, 14, 24, 28, 8, 12, 26, 30) .
l = 4
(0, 5, 25, 28, 3, 6, 26, 31, 8, 13, 17, 20, 11, 14, 18, 23,
10, 15, 19, 22, 9, 16, 12, 21, 2, 7, 27, 30, 1, 4, 24, 29) .
l = 5
(0, 6, 27, 29, 1, 7, 26, 28, 8, 14, 19, 21, 9, 15, 18, 20,
11, 13, 16, 22, 3, 5, 24, 30, 10, 12, 17, 23, 2, 4, 25, 31) .
= (ς0,0, ς0,1, . . . , ς0,7) + (µ0, µ0, µ0, µ0, µ0, µ0, µ0, µ0)
= (1, 0, 0, 0, 0, 0, 0, 0) ,
(ς1,0, ς1,1, . . ., ς1,7) = (1, 1, 0, 1, 0, 0, 0, 0) ,
(ς2,0, ς2,1, . . ., ς2,7) = (1, 0, 1, 0, 0, 1, 0, 0) ,
(ς3,0, ς3,1, . . ., ς3,7) = (1, 0, 1, 0, 0, 1, 0, 0) ,
(ς4,0, ς4,1, . . ., ς4,7) = (1, 1, 0, 0, 0, 0, 0, 1) ,
(ς5,0, ς5,1, . . ., ς5,7) = (1, 1, 0, 0, 0, 0, 0, 1) ,
4: η0 := µ
(
ς0,φ0(0), ς1,φ1(0), . . . , ς5,φ5(0)
)
= 1,
η1 := µ (1, 1, 1, 1, 1, 1) = 1,
η2 := µ (0, 1, 1, 0, 0, 1) = 0,
η3 := µ (0, 1, 1, 0, 1, 0) = 0,
...
η30 := µ (1, 0, 0, 0, 0, 0) = 0,
η31 := µ (1, 1, 1, 1, 1, 1) = 1,
5: return z + η != c.
Fig. 1 and Fig. 2 show how the decoding architecture can be
built in hardware for a Reed–Muller code RM (2, 5) . For rea-
Key
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XOR
gate
Fig. 2. The parity-majority module Pµ corresponding to any
l ∈ {0, 1, . . . , 5} with input
(
zψl(0), zψl(1), . . . , zψl(31)
)
and output
ςl,0, ςl,1, . . . , ςl,7 ∈ Z
8
2. In the first layer, even parity generators compute
the check-sums and return ςl,0, ςl,1, . . . , ς1,7 from top to bottom. The
majority gate in the second layer returns µl . Using XOR gates, µl and
ςl,0, ςl,1, . . . , ςl,7 are combined in the third layer.
sons of clarity and comprehensibility, we structure the decoder
(see Fig. 1) such that six identical modules, one for every
l = 0, 1, . . . , 5, execute line 1, line 2 and line 3 of the proposed
algorithm (cf. Section IV-B). A schematic of such a parity-
majority module, denoted by Pµ, is presented in Fig. 2. The
blocks labeled with ω0, ω1, . . . , ω5 and ω−10 , ω−11 , . . . , ω−15 do
not contain any logic gate. They just represent fixed wirings
permuting the 32 inputs. The corresponding permutations
ψ0, ψ1, . . . , ψ5 are specified in Table IV.
More precisely, within the block ωl, the input sig-
nals, indexed from 0 to 31, are rearranged in the order
ψl(0), ψl(1), . . . , ψl(31) such that the i-th signal comes on
position j where ψl(j) = i. Thus, the 32-bit input of
the l-th module Pµ is just (zψl(0), zψl(1), . . . , zψl(31)). The
module Pµ processes these signals and returns the eight output
signals (ςl,0, ςl,1, . . . , ςl,7). Recalling that ςl,i, l = 0, 1, , . . . , 5,
i = 0, 1, . . . , 7, states whether wl,i +Ul is odd or even, every
signal ςl,i needs to be conveyed to those four different majority
gates corresponding to the four vectors contained in wl,i+Ul.
Therefore, within block ω−1l , the 32 signals are reordered such
that the signal on position i, i = 0, 1, . . . , 31, is transferred to
position ψl(i). Applying this second permutation, it is ensured
that the i-th signal yields information for determining the i-th
entry of the codeword, ci.
V. COMPARISON OF COMPLEXITY
In this section, we compare our algorithm with Chen’s algo-
rithm in terms of number of function calls as well as in terms
of depth and size of circuits realizing the algorithms. Clearly,
the number of function calls is correlated with time complexity
where depth and size of a circuit provide information about
parallel time and space consumption, respectively.
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TABLE VI
NUMBER OF FUNCTION CALLS IN CHEN’S AND THE PROPOSED ALGORITHM FOR SELECTED REED–MULLER CODES
Function
RM(2,4) RM(2,5) RM(3,6) RM(3,7)
Inputs
# Function Calls in
Inputs
# Function Calls in
Inputs
# Function Calls in
Inputs
# Function Calls in
Chen’s the New Chen’s the New Chen’s the New Chen’s the New
Algorithm Algorithm Algorithm Algorithm
Check-Sum 8 64 0 8 1,152 0 16 2,304 0 16 25,088 0
4 0 8 4 0 48 8 0 48 8 0 224
Majority Vote 4 0 2 8 0 6 8 0 6 16 0 14
2 48 16 6 224 32 6 448 64 14 1,920 128
XOR 2 16 24 2 32 80 2 64 112 2 128 352
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TABLE V
NUMBER OF FUNCTION CALLS IN CHEN’S AND THE PROPOSED
ALGORITHM
Function Inputs Number of Function Calls in
Chen’s Algorithm the New Algorithm
Check-Sum (2n/δ) n · (δ − 2)
2 0
(n/δ) 0 δ · (δ − 2)
Majority Vote δ 0 δ − 2
(δ − 2) n (δ − 1) n
XOR 2 n n+ δ · (δ − 2)
In Total O
(
nδ2
)
O
(
δ2
)
A. Number of Function Calls
An overview of the executed functions with respect to the
number of inputs and how often each is called in Chen’s and
the proposed algorithm is provided in Table V. Apparently,
decoding with our method instead of Chen’s algorithm reduces
the number of check-sums to be computed by an order of n
and the number of majority votes to be decided by an order
of δ. The parameterized data of Table V is illustrated by way
of example in Table VI.
B. Size and Depth of Combinational Circuits
We want to investigate the size and depth of combinational
circuits realizing Chen’s and the proposed decoding algorithm.
Therefore, we need to consider concrete implementations of
the functions, majority vote and check-sum.
In the following, we assume majority voting is performed
in constant time by a single majority gate, a specific linear
threshold gate. Linear threshold gates compute for a given
threshold T ∈ R and for given weights w1, . . . , ws ∈ R the
Boolean function ϑ : {0, 1}s → {0, 1} where
ϑ (x1, x2, . . . , xs) :=
{
1
∑s
i=1 wi · xi ≥ T
0 otherwise
(cf., e.g., [9, ch. 1, sect. 1.1]). Thus, a majority gate with s
inputs is a linear threshold gate where each weight equals one
and the threshold equals ⌊s/2⌋+ 1.
An even parity generator is a combinational circuit which
computes the even parity bit from the input bits. The even
parity bit is set to one if and only if the number of input bits
which take on the value one is odd. Every check-sum z · χS ,
S :=
{
vi1 , vi2 , . . . , vi|S|
} ⊆ Zm2 , can be calculated by an even
parity generator taking
(
zi1 , zi2 , . . . , zi|S|
)
as input.
Even parity generators of depth ⌈log2(N)⌉ can be simply
built out of N − 1 XOR gates. It is not surprising that even
parity generators with N inputs and of constant depth require
more than a polynomial (in N ) number of unbounded fan-in
AND, OR and NOT gates [6]. But by using linear threshold
gates, constant depth and polynomial size can be achieved.
Minnick showed in 1961 that an (2N)-bit even parity gen-
erator of depth 2 can be constructed with N + 1 linear
threshold gates [2]. Furthermore, at most ⌊2√2N − 2 + 4⌋
linear threshold gates are required for an (2N)-bit even parity
generator of depth 3 [8]. In fact, the parity function with N
inputs can be realized by a threshold circuit of any given depth
d ≥ 2 and size O (dN1/(d−1)) [7].
Recalling the particular function levels of our new algo-
rithm, it can be implemented in a circuit of any given depth
d ≥ 6 and size sNew(d) = O
(
δ2 · d · (n/δ)1/(d−5)
)
. In
this case, the circuit consists of two layers of XOR gates,
two layers of majority gates and d − 4 layers of linear
threshold gates. On the other hand, Chen’s algorithm can be
realized by a circuit of depth d ≥ 5 and size sChen(d) =
O
(
n · δ2 · d · (n/δ)1/(d−4)
)
with one layer of XOR gates,
two layers of majority gates and d−3 layers of linear threshold
gates.
Note that for all d ≥ 6,
sChen(d)/sNew(d) = O
(
δ · (n/δ)1−1/((d−4)(d−5))
)
,
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where
min
d≥6
(
δ · (n/δ)1−1/((d−4)(d−5))
)
= δ · (n/δ)1/2 = (δn)1/2.
Hence, using our new instead of Chen’s algorithm, the size
of the decoder with a fixed depth can be reduced by at least an
order of (δn)1/2. Furthermore, compared to our depth-efficient
decoder, the number of gates in a size-efficient circuit realizing
Chen’s algorithm is still higher by an order of at least δ:
sChen(d)/sNew(6) = O
(
δ · (n/δ)1/(d−4)
)
.
VI. CONCLUSION
In the present paper, we proposed a new hard-decision
majority-logic decoding algorithm for Reed–Muller codes
RM (r,m) with m ≥ 3, m/2 ≥ r ≥ 1. We showed how
to design the decoder by explaining how to construct its
underlying geometrical structure. Therefore, our algorithm
is easy to implement in both software and hardware. In
embedded systems, the proposed decoder can be realized by a
simple non-clocked combinational circuit without any registers
or flip-flops. Regarding the number of operations, recursive de-
coders [10], [13] usually outperform those based on majority-
logic [1], [3], [4] and the proposed one. However, if decoding
is to be performed as fast as possible, parallel processing of
the functions is appropriate. Clearly, this cannot be sufficiently
achieved by recursive algorithms. Their decoding hierarchy is
too deeply nested in order to allow fast parallel decoding.
Therefore, if algorithms are evaluated on the basis of the
required parallel time, majority-logic decoding is preferable
to recursive decoding.
We aimed to construct an algorithm which decodes in
constant parallel time but is less complex than the best known
majority-logic decoders. In fact, Chen’s [3], [4] as well as
the presented algorithm offers decoding with a constant level
of nesting. Nevertheless, using the new method instead of
Chen’s algorithm, the number of function calls and space
consumption can be reduced by at least an order of n and δ,
respectively. Thus, the proposed decoder is a good candidate
when massively parallel decoding of all bits in real-time or
near real-time is desired.
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